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abstract: 
This article presents a technique for  the extension of 
delay fault test pattern generation to synchronous 
sequential circuits without making use of scan techniques. 
The technique relies on the coupling of TDgen, a robust 
combinational test pattern genera tor for  delay faults, and 
SEMILET, a sequential test pattern generator for  several 
static fault models. The approach uses a forward 
propagation - backward justlfication technique: The test 
pattern generation is started at the fault location, and 
after successful "local" test generation faull effect 
propagation is performed and finally a synchronising 
sequence to the required state is computed. The algorithm 
is complete for  a robust gate delay fault model, which 
means that for  every testable fault a test will be 
generated, assuming suflcient time. Experimental results 
for  the ISCAS'89 benchmarks are presented in this paper. 
1: Introduction 
Requirements upon VLSI designs are continuously 
increasing towards faster and larger circuits, leading to 
area and timing optimized designs, and raising demands 
for testing. Testing should be thorough, to confirm high 
specifications, but should not require area expensive 
Design for Testability circuitry. This calls for test pattem 
generation for more realistic fault models as the widely 
used stuck at fault model, like the delay fault model. It 
also calls for test pattern generation for sequential circuits 
without scan paths. Both of these areas have been 
discussed in recent papers, describing each however only 
one aspect of the problem: either it gives an approach 
0 to delay fault testing only in combinational [ 1, 2, 3, 4, 
5 .  6. 7, 8. 91 or scan sequential circuits [ I O ,  1 1. 12, 131, 
or to testing of sequential circuits [ 14. 15, 16, 17. 181, 
but only for static fault models. 
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The few literature available on a combined approach 
[ 191 is restricted to small, resetable synthesised circuits, 
whereas in this paper a combined approach to test pattern 
generation for delay faults in general synchronous 
sequential circuits is presented. The presented system 
consists of a dedicated test pattern generator for delay 
faults in combinational blocks of sequential circuits, 
which is tightly coupled to a dedicated test pattem 
generator for static faults in sequential circuits that 
handles the sequential propagation and initialisation. This 
highly integrated approach results in effective test pattern 
generation for delay faults, yet without losing the 
guarantee to completeness. 
The general approach is presented in section two. 
Section three describes the local test generation technique 
of TDgen. Global propagation and synchronization are 
described in section four. Section five describes the fault 
simulation, and experimental results are presented in 
section six. The paper ends with conclusions. 
2: The general approach 
Sequential circuits can be represented by a finite state 
machine model, as is shown in Figure 1. In such a circuit 
a delay fault exists if a signal is unable to propagate 
within the operational clock period from the Primary 
Inputs (PIS) or Pseudo Primary Inputs (PPIs) to the 
Primary Outputs (POs) or Pseudo Primary Outputs 
(PPOs). As illustrated in Figure 2 the test generation for 
such a circuit can be performed using the time frame 
model, while for all of the time frames except the test 
time frame a slow clock is used. For the test time frame a 
fast clock is used. Fast means that a delay fault with a 
realistic size can be detected as a faulty value at a PO, or 
as a faulty state of the circuit. Using such a clocking 
configuration the circuit behaves fault free during the 
initialization and propagation phases, and delay faults can 
only occur during the test time frame. If the delay fault 
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results there in a faulty PPO the corresponding D or Dbar 
signal is propagated until a PO is reached. In the example 
in Figure 2 this propagation takes two time frames. 
slow 
clock 
generator SEMILET. The local test generation is 
described in section 3 .  in detail. The FOGBUSTER 
technique is described later in section 4. 
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Figure 1 : The finite state machine model 
The test generation procedure is divided into the 
following steps: 
1 .  Local test generation by selecting a fault and 
propagation of the fault effect to a PO or PPO. 
2. Propagation of the fault effect to a PO, performed only 
if the fault effect was propagated to a PPO by the local 
test generator. 
3 .  Justification of the test frames and the state required 
for propagation. 
4. Initialization, i.e. finding a synchronizing sequence to 
the required state of the local ATPG. 
Backtracking between these steps of the algorithm is 
possible achieving a complete approach, i.e. for every 
testable fault a test is generated assuming sufficient time 
is given. Note that after successful test generation fault 
simulation is performed for all faults that are up to this 
step untested. 
Figure 2: The time frame model 
In our approach the test time frame and the time frame 
before, the initial time frame, are handled by a local test 
generator, TDgen. Propagation of the faulty value and 
synchronization of the required state of the initial time 
frame is performed by using the FOGBUSTER (forward 
propagation backward justification) technique and the test 
3: Local test pattern generation 
For the delay fault test pattern generation in the 
combinational block of the sequential circuit the robust 
Gate Delay Fault model is assumed. Under this model 
each gate output and each fan out branch can contain a 
Slow-to-Rise (StR) and a Slow-to-Fall (StF) fault, that 
both need to be tested robustly. A fault is tested robustly 
if it is provoked by the appropriate transition, and that at 
an observable output (PO or PPO) the corresponding 
good circuit final value cannot be observed unless the 
correct final value is present at the fault location. This is 
illustrated in the algebra used by TDgen, that is shown in 
Table 1 and 2. 
I 
0 I Rc Rc Oh Oh Rc I Rc Oh 
0 I Fc Oh F Oh F I Oh Fc 
~~~ 
Table 1 : Truth table for AND gate. 
Table 2: Truth table for inverter 
In this algebra the two time frames of the local test 
pattern generation are handled simultaneously. Basically a 
six-valued logic is used, consisting of the values 0, 1, R, 
F, Oh and l h .  The value 0 ( I )  represents a steady zero 
(one) value, without any hazard, during both time frames. 
The value R (F), meaning rising (falling) represents a zero 
(one) in the first time frame, and a one (zero) in the 
second time frame. The value Oh (lh) represents, similar 
to 0 (l), a zero (one) in both time frames, but in this case 
a hazard exists. A hazard is defined as the possibility that 
the signal may temporarily change it's value and change 
back, within the two time frames. For the ease of test 
pattern generation, two more values are added to the 
logic: Rc and Fc. These values represent rising and falling 
transitions, like R and F do, but they also carry the fault 
effect, like the values D and Dbar do in static test pattern 
generation. Table 1 shows the truth table for an AND gate 
for this logic. It shows in the rows and columns 
concerning the test carrying values Rc and Fc that tests 
generated using this logic will be robust. It is clear that Rc 
propagates from the on path input to the output of the gate 
with any value on the off path input that is 1 in it's final 
value, but Fc propagates only with a steady one or Fc on 
the off path input. In all other cases the possibility exists 
that the fault effect becomes invisible, invalidating the 
robustness criterion. Note that an Rc or Fc value never 
emerges at an output of a gate if there wasn't already one 
or more of these values at the input. The only exception to 
this rule is made at the fault location itself, where an 
appropriate R or F value is converted into an Rc or Fc. 
This can however not be seen in Table 1 .  Table 2 shows 
the truth table for an inverter, that is not explained further. 
From these two truth tables the truth tables for the other 
primitive gates can be constructed using de Morgans 
rules. Another kind of truth table exists for the state 
register, that handles the correlation between the initial 
value of the PPO and the final value of the PPI. 
During local test pattem generation for each gate a set 
of values is maintained that are possible for that gate 
[8][20]. Using these sets, and the truth tables for each 
gate, forward and backward implications can be made. 
The test pattern generator for delay faults TDgen is built 
around this logic system. TDgen implements a complete 
algorithm for the generation of robust test for delay faults 
in combinational circuits, or the combinational part of 
sequential circuits. In case of sequential circuits a part of 
the generated vectors has to be applied to the PPIs. For 
the final vector this part is the next state as produced by 
the initial vector. The initial state however has to be set by 
a sequence of initialisation vectors, generated by a test 
pattem generator for sequential circuits, as is described in 
section 4. Something similar is necessary for the 
observation of the fault effect: For some faults TDgen can 
only generate a test that requires the observation of the 
fault effect to be at a PPO instead of at a PO. In such a 
case the sequential test pattern generator has to generate a 
set of input vectors that make that PPO observable. 
untestable 
fault 
b select next fault 
local propagation 
of fault effect 
L 
I 
If the local test generation is successful the 
propagation part is called if the fault effect has reached a 
PPO. In that case the propagation of SEMILET is 
performed until a PO is reached by using forward time 
processing. The fault location is not needed to be known 
by SEMILET because a slow clock is assumed for the 
propagation phase and thus the fault does not occur in 
these time frames. 
During the propagation phase to a PO it is possible that 
some values at PPIs are not justified directly. For this 
justification task the propagation justification phase is 
untestable 
fault signal 
at PO? 
forward propag. 
phase 
result? 
success 
propag. justific. 
L 
4: Sequential test generation 
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test frames 
success 
initialization 
success 
test found 
Figure 4: The extended FOGBUSTER algorithm 
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called. Since this process is performed in backward 
direction, attaching all of the time frames used during 
propagation, finally the fast clock time frame is reached. 
Then the local test generation is called for performing the 
propagation justification task for the fast clock time frame 
resulting into an init state to be synchronized. 
The synchronization is again performed by SEMILET. 
For the synchronization a slow clock is used and thus the 
faulty machine does not differ from the good machine. 
Note that the propagation justification and the 
synchronization phases both are performed by using 
reverse time processing while the propagation phase uses 
forward time processing. 
The complete FOGBUSTER-algorithm is illustrated in 
Figure 4. 
~~~ 
tested untstbl 
39 11  
112 242 
164 260 
313 199 
312 211 
332 335 
124 584 
807 136 
427 395 
113 1277 
' 2114 69 
2181 136 
--
5: Fault simulation 
After test pattern generation for a fault has been 
successful fault simulation is performed. In our approach 
this is divided into three phases: 
1. Simulation of the good machine for all time frames of 
the initialization and for the fast clock frame. X-values 
left by the test generation are set at random to 0 or 1. 
2. "Stuck-at fault simulation" of the propagation phase 
for all PPOs where possibly fault effects can occur at 
the end of the fast time frame, i.e. for all PPOs that 
have non-steady values. 
3. Delay fault simulation of the fast time frame by critical 
path tracing for all POs, and for all PPOs that were 
observable at a PO in the propagation phase. 
The first and the second part of the fault simulation are 
performed by FAUSIM, the fault simulator integrated in 
SEMILET, the third part is performed by TDsim, the fault 
simulator integrated in TDgen. 
The first part of the fault simulation approach is only 
simulation since no fault can be detected in this part. In 
the second part a D or Dbar value is injected at each PPO 
that is not steady one ore zero. Then FAUSIM performs 
global fault simulation by handling the fault effect like a 
stuck-at fault that occurs only at the observation point 
(PPO) in the fast clock time frame. All later time frames 
don't consist of this fault, i.e. the good and the faulty don't 
differ at the observation point. This is done because only 
slow clocks are applied for the time frames handled by 
the fault simulator FAUSIM. 
Finally TDsim performs a fault simulation for the fast 
time frame, by critical path tracing (CPT) for delay faults. 
This CPT is started at all POs and at all PPOs that 
FAUSIM found to be observable at a PO in the 
propagation phase. Faults detectable through a PPO are 
however only marked as detected if the fault effect 
cannot, as a side effect, invalidate the state that was 
required to propagate the fault to a PO in the propagation 
phase. These invalidations of detectability are detected by 
a separate CPT process, that is started from all PPOs with 
non steady values, or from the PPOs that were required to 
have fixed values to justify the propagation phase for 
faults detectable through the PPO used during test 
generat ion. 
~~ 
circuit 
s27 
s208 
s298 
s344 
s349 
s386 
s420 
s64 1 
s713 
s838 
sl196 
s1238 
- aborted I #pat time[s] -
40 <1 
16 
110 
100 
101 
77 
32 
21 1 
432 
84 
13 
13 
163 
1148 
494 
5 00 
390 
166 
560 
292 
152 
1533 
1524 
90 
452 
403 
3 94 
80 
169 
310 
795 
522 
243 
30 1 
Table 3: Benchmark results 
6: Experimental results 
The combination of TDgen and SEMILET has been 
used to generate robust tests for delay faults in a number 
of the ISCAS89 sequential benchmark [21] circuits. Each 
line in each circuit was to be tested for a StR as well as a 
StF fault. As fault simulation is performed after each 
successful generation of a test, faults that were 
additionally tested by the generated patterns were not 
explicitly targeted by the test pattern generator. Table 3 
shows the results of these experiments. For each circuit 
the total number of tested faults (second column), the 
number of untestable faults (third column) and the 
number of faults where test pattern generation was 
abandoned (fourth column) is shown. Test pattern 
generation was aborted after either 100 backtracks for the 
local test pattern generator, or 100 backtracks for the 
sequential test pattern generator. The fifth and sixth 
column show the total number of patterns generated and 
the total time needed for test pattern generation, on a Sun 
Sparc 10 Station, in seconds. The number of patterns 
generated as shown in the fifth column includes the 
patterns needed for initialization and propagation. 
It is remarkable that for some circuits the number of 
untestable faults is quite high. Although some of these 
faults are combinationally redundant, a large part of these 
faults is only sequentially untestable, i.e. a test for the 
delay fault in the combinational part can be generated, but 
the fault effect cannot be propagated to a PO in the 
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propagation phase, or the pattern cannot be initialised. A 
lot of these sequential untestables are due to the 
robustness criterion, that does not allow to specify a value 
for a PPO that changes it's value in between the initial and 
final time frame of the local test pattern generation: 
because of the fast clocking, the stabilization of the final 
value cannot be guaranteed. Only the values of the PPOs 
that have an equal initial and final value, without a 
hazard, can be specified by TDgen to SEMILET. The 
final value of PPOs that show a transition or a hazard 
cannot be specified robustly (without any chance to test 
invalidation). These values are handed over by TDgen as 
a special kind of don't care, that is unjustifiable: 
SEMILET must assume a fixed, but unknown value is 
present. Nevertheless it has to propagate the fault effect 
without this knowledge. This is a hard task if many of 
these values are present, resulting in a high number of 
faults that is untestable by this logic. 
Future work will include the extension of the robust 
local test pattern generation to an approach in which the 
arrival and stabilization times of all signals are calculated, 
allowing a more precise indication of signal values at 
certain times. This will make the task of propagation of 
the fault effect easier, thereby making robustly untestable 
faults testable. 
7: Conclusions 
This paper presents an approach to robust gate delay 
fault ATPG for circuits without a scan path. It relies on 
coupling TDgen, a combinational test generator for gate 
delay faults with SEMILET, a sequential test generator 
using the FOGBUSTER-algorithm. Experimental results 
on benchmark circuits show that the number of untestable 
faults due to a strong robust delay fault model is large. 
This number is expected to be significantly decreased by 
using a non-robust fault model. 
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